Soitec occupies a position in France’s semiconductor ecosystem that is simultaneously understated and irreplaceable. With an 80%+ global market share in SOI (Silicon-on-Insulator) wafers — the substrate foundation on which France’s entire FD-SOI chip strategy depends — Soitec is a genuine world leader in its domain. Without Soitec, there is no French semiconductor sovereignty. Without Soitec’s wafers, there are no FD-SOI chips at Crolles.
Company Profile
Soitec (Société sur Isolant sur Technologie Couche mince) was founded in 1992 as a spinoff of CEA-LETI in Grenoble, commercializing the SMART CUT wafer engineering technology developed at LETI. SMART CUT involves the transfer of a thin silicon film (typically 5-100nm) from a donor wafer onto a silicon dioxide insulating layer on a handle wafer — creating a silicon-on-insulator structure that dramatically reduces transistor leakage current and improves performance.
Headquarters: Bernin, Isère (Auvergne-Rhône-Alpes region), approximately 3 km from STMicro’s Crolles fab Listing: Euronext Paris (SOI) Revenue: approximately €800 million (FY2024-2025, normalizing from cycle peak of €1.1 billion in FY2023) Employees: approximately 6,000 globally Primary manufacturing: Bernin (France), Singapeaux (Singapore, acquired from Trecenti Technologies), and New Bernin expansion underway
The 3 km separation between Soitec’s Bernin facility and STMicro’s Crolles fab is not coincidence — it is the physical expression of the vertical integration that makes the Crolles cluster uniquely competitive. Soitec grows and processes SOI wafers; they travel a few kilometers to Crolles where STMicro and GlobalFoundries convert them into finished chips. This co-location reduces logistics costs, simplifies wafer qualification (critical for automotive-grade production where any supply chain change requires re-qualification), and allows direct engineer collaboration on next-generation wafer specifications.
Technology: SMART CUT and FD-SOI
Soitec’s core technology is SMART CUT — a hydrogen ion implantation and wafer bonding process that allows the creation of engineered substrates with precisely controlled layer thicknesses and compositions. The technique has been applied to:
SOI (Silicon-on-Insulator): The original and dominant Soitec product. A thin silicon layer (active layer) on top of a buried oxide layer (BOX) on a silicon handle wafer. The BOX layer electrically isolates the transistors from the bulk substrate, eliminating leakage paths that waste power in conventional bulk silicon transistors.
FD-SOI (Fully Depleted SOI): A thinner version of SOI with a silicon active layer thin enough that the transistor channel can be completely “depleted” (emptied of charge carriers) by the gate voltage, without requiring specialized doping control. The result is a transistor with better electrostatic control, lower subthreshold swing, lower operating voltage, and lower power consumption than bulk silicon at the same geometry. FD-SOI is the technology that makes STMicro’s Crolles chips competitive in automotive and IoT applications.
RF-SOI (Radio Frequency SOI): Specialized SOI wafers optimized for radiofrequency switch performance — used in smartphone antenna switches, 5G/6G RF front-end modules. Soitec supplies RF-SOI to companies including Qorvo and Skyworks, which dominate the global smartphone RF market.
Power SOI: High-voltage SOI for power management chips, enabling automotive-grade power devices with improved reliability.
Photonics SOI: A platform for silicon photonics — integrating optical waveguides and modulators on silicon for data center interconnects. Soitec supplies silicon photonics substrates to research institutions and commercial silicon photonics manufacturers.
Imec SOI and imager substrates: Specialty variants for CMOS image sensors (CIS) used in automotive cameras and industrial machine vision.
Market Position: The 80% Dominance
Soitec’s 80%+ global market share in SOI wafers is remarkable by any standard. In most technology industries, a company with 80% market share would face antitrust scrutiny or competitive pressure eroding that position within a decade. Soitec has maintained dominance for three reasons:
Technical barrier: SMART CUT requires proprietary process know-how developed over 30 years. Competitors attempting to replicate it face not just patent barriers but the deeper challenge of process expertise embedded in Soitec’s engineering workforce. Shin-Etsu Handotai (Japan) and Sumitomo Electric Industries (Japan) are the primary alternative SOI suppliers; combined, they hold less than 20% of the global market.
Customer qualification lock-in: SOI wafers for automotive and industrial chip manufacturing require lengthy AEC-Q100 qualification — often 18-24 months per device-wafer combination. Once a chip design is qualified on Soitec wafers, the cost of switching to an alternative supplier is enormous. This creates multi-year supply agreements and high switching barriers.
Co-development relationships: Soitec’s engineers work directly with STMicro’s Crolles process team and CEA-LETI’s researchers to develop new wafer specifications for next-generation process nodes. This collaborative development pipeline means Soitec’s wafers are optimized for the specific process technology being used at Crolles — an advantage no alternative supplier can match without equivalent co-development access.
The Crolles expansion creates a significant increase in Soitec’s captive demand. As STMicro and GlobalFoundries ramp the new fab to 620,000 wafer starts per month, SOI wafer demand from Crolles alone will increase substantially. Soitec’s Bernin expansion is the capacity response to this demand growth.
Beyond Silicon: Next-Generation Substrate Strategy
France 2030 supports Soitec not just for expanded SOI wafer production but for the development of next-generation engineered substrates that enable the semiconductor technologies of the 2030s:
SiC substrates (Silicon Carbide): For power electronics in EVs and renewable energy. SiC is harder and more chemically resistant than silicon, making substrate manufacturing more challenging but the resulting power devices more efficient. Soitec is applying SMART CUT technology to SiC — enabling thinner SiC active layers on silicon handles (Smart SiC technology), which could dramatically reduce the cost of SiC wafers and thus SiC power devices. This is strategically significant: if Soitec’s Smart SiC technology succeeds commercially, it could reduce EV inverter costs and strengthen France’s position in the global EV supply chain.
GaN on Silicon (Gallium Nitride): GaN power devices offer performance advantages over SiC at certain voltage and frequency ranges, particularly for consumer electronics and telecom applications. Soitec supplies GaN-on-Si substrates — using SMART CUT to engineer GaN semiconductor layers on silicon handles — for power amplifier and power conversion applications.
GaN on SiC: The most demanding RF application substrate. Used in defense radar, satellite communications, and 5G massive MIMO base stations where maximum power density matters. Soitec’s SMART CUT technology provides unique capability for GaN-on-SiC engineering.
GeOI (Germanium-on-Insulator): For next-generation optoelectronics and photonic chips, where germanium’s superior optical properties are valuable. CEA-LETI and Soitec have collaborated on GeOI for silicon photonics applications.
France 2030’s support for these next-generation substrates funds the transition from Soitec’s current €800 million revenue base (primarily silicon SOI) toward a diversified substrate portfolio that serves the power electronics, RF, and photonics markets of the 2030s.
Financial Profile and Investment
Soitec is a publicly traded French company — one of the few French semiconductor companies with a stock market valuation that directly reflects France’s semiconductor strategy.
Revenue trajectory: €434M (FY2020) → €694M (FY2021) → €853M (FY2022) → €1.1B (FY2023, cycle peak) → ~€800M (FY2024-2025, normalization)
Capex: Soitec invests approximately 20-25% of revenue in capital expenditure annually — expanding wafer manufacturing capacity at Bernin (New Bernin hall) and Singapore.
France 2030 support: Approximately €500 million in grants and subsidies supporting the Bernin expansion and next-generation substrate R&D. This funding covers clean room expansion at Bernin, new crystal growth equipment, quality control infrastructure, and SiC/GaN substrate development programs.
Market capitalization: €3-5 billion range (varying with semiconductor cycle). For a French industrial company with genuine global technology leadership, this is undervalued relative to the strategic importance of what Soitec produces.
The CEA-LETI Relationship
Soitec was born from CEA-LETI and the relationship has never been severed. LETI researchers continue to collaborate with Soitec engineers on:
- Next-generation SOI wafer specifications (thinner BOX layers, alternative insulating materials)
- Smart SiC technology development
- Photonics substrates for silicon photonics applications
- Exploratory research on GeOI, IIIV-on-insulator, and post-silicon substrate concepts
The LETI-Soitec-STMicro triangle is the intellectual and industrial engine of France’s semiconductor cluster. Research conceived at LETI becomes wafer technology at Soitec and chip manufacturing at STMicro — with each step reinforcing the others. France 2030 invests in all three nodes of this triangle simultaneously, creating a coherent system rather than isolated interventions.
International Comparison
No other country has a company analogous to Soitec in the engineered substrate space. Japan’s Shin-Etsu and Sumco are dominant in conventional silicon wafers (bulk, epitaxial) but do not match Soitec’s SOI leadership. US substrate companies focus on compound semiconductors (GaN, GaAs, InP) for different applications. Taiwan lacks a significant substrate engineering presence.
This means Soitec’s technology is genuinely globally unique — not a commodity, not easily replicated, and not subject to competitive displacement on a short timescale. The 80%+ market share in SOI is the most secure competitive moat in the French semiconductor industry.
The comparison that best frames Soitec’s position: it is to FD-SOI chips what ASML (Netherlands) is to advanced chip lithography — a single-company near-monopoly on a critical process technology that the entire semiconductor industry requires. Unlike ASML, Soitec is not yet a household name in investment circles, which may represent an opportunity.
Strategic Assessment
Soitec is among the most strategically important and underappreciated assets in France’s industrial landscape. Its SOI wafer market leadership is genuine, durable, and irreplaceable within any relevant timeframe. Its next-generation substrate roadmap (Smart SiC, GaN substrates, photonics) addresses markets that will grow significantly through 2030-2040 as EVs, 5G/6G, and AI computing infrastructure scale.
France 2030’s investment in Soitec is among the highest-confidence bets in the entire €54 billion plan. The risk — demand volatility tied to the semiconductor cycle — is real and visible in the revenue normalization from the FY2023 peak. But the structural competitive position is unchanged. Soitec’s dominance of the FD-SOI substrate market, combined with its adjacency to the Crolles fab expansion, makes it a direct beneficiary of every wafer the new fab produces.
The critical question for investors: can Soitec successfully commercialize Smart SiC at scale before Wolfspeed or Onsemi develop competitive low-cost SiC substrate alternatives? If so, Soitec’s addressable market triples or quadruples; if not, the company remains an excellent business in a defined niche.
Related Content
- Semiconductors Sector Hub — Full sector overview
- STMicroelectronics — Primary customer
- GlobalFoundries Crolles — Shared customer
- Crolles-Grenoble Cluster — Cluster context
- Silicon Photonics France — Photonics substrates
- EV Supply Chain France — SiC substrate context